

800G OSFP DR8 TRANSCEIVER



Applications

- Data Center Connectivity: 800G, 8x100G Ethernet connections
- High-Throughput Interconnects: Suitable for cloud and enterprise network architectures
- Telecommunications: Designed for next-generation high-speed networking infrastructure

Key Features

- Form Factor: OSFP, hot-pluggable
- Connector Type: Dual MPO-12 (APC)
- High Efficiency: Power consumption <15W
- Temperature Range: 0°C to +70°C case operating (commercial)
- Wavelength Range: 1311 nm
- Digital Diagnostic Functions: Via I2C interface
- Standards Compliance: OSFP MSA Rev 5_06, IEEE Std

Ordering Information

Form Factor	Data Rate	Media	Distance	Wavelength	TX Power (per lane)	Voltage	DDM	Temperature Range	Part Number
OSFP	800G	SMF	500 m	1311 nm	-2.9 to 4 dBm	3.3 V	Yes	0 to +70 °C	A8SMANQ8EDLA1677

Absolute Maximum Ratings

Parameter	Symbol	Conditions	Min	Max	Unit
Storage Temperature	TS	-	-40	+85	°C
Storage Relative Humidity	RH	Non-condensing	5	85	%
Supply Voltage # 3.3	VCC	-	0	3.6	V

Absolute Maximum Ratings

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Operating Temperature (Case)	TC	-	0	-	70	°C
Supply Voltage	VCC	-	3.135	3.3	3.465	V
Power Consumption	Pwr	-	-	-	15	W
Data Rate	DR	-	-	8x100	-	Gbps
Distance		-	0.002	0.5	-	km

Electrical Characteristics

Transmitter

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Differential Input Impedance	RDI	-	-	100	-	Ohm
High Speed Differential Input Voltage (CML)	VCML_DI	AC-Coupled, peak-to-peak	0.2	-	0.9	V
Low speed Input Voltage - Low (LVCOMS)	VLVCMOS_IL	-	-0.3	-	Vcc*0.3	V
Low speed Input Voltage – High (LVCOMS)	VLVCMOS_IH	-	Vcc*0.7	-	Vcc+0.5	V
Low speed Input Voltage - Low (LVTTTL)	VLVTTL_IL	-	-0.3	-	0.8	V
Low speed Input Voltage - High (LVTTTL)	VLVTTL_IH	-	2	-	Vcc+0.3	V

Receiver

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Differential Output Impedance	RDO	-	-	100	-	Ohm
High Speed Differential Output Voltage (CML)	VCML_DO	AC-Coupled, peak-to-peak	0.3	-	0.8	V
Low speed Output Voltage - Low (LVCOMS)	VLVCMOS_OL	-	0	-	0.4	V
Low speed Output Voltage – High (LVCOMS)	VLVCMOS_OH	-	Vcc-0.5	-	Vcc+0.3	V
Low speed Output Voltage - Low (LVTTTL)	VLVTTL_OL	-	0	-	0.4	V
Low speed Output Voltage - High (LVTTTL)	VLVTTL_OH	-	Vcc-0.5	-	Vcc+0.3	V

Optical Characteristics

Transmitter

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
PAM4 Signaling rate, each lane (range)	-	-	-	53.125±100 ppm	-	GBd
Lane wavelengths (range)	λ_c	-	1304.5	1311	1317.5	nm
Side Mode Suppression Ratio	SMSR	-	30	-	-	dB
Average launch power, each lane(a)	PO	-	-2.9	-	4	dBm
Outer OMA, each lane(b)	OMA	-	-0.8	-	4.2	dBm
Launch power in OMAouter minus TDECQ, each lane (min)	-	-	-2.2	-	-	dBm
Transmitter and dispersion eye closure for PAM4 (TDECQ), each lane	TDECQ	-	-	-	3.4	dB
Average launch power of OFF transmitter, each lane	Poff	-	-	-	-15	dBm
Extinction ratio	ER	-	3.5	-	-	dB
RIN17.1OMA	-	-	-	-	-136	dB/Hz
Optical return loss tolerance	-	-	-	-	21.4	dB
Transmitter reflectance(c)	-	-	-	-	-26	dB

Receiver

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Modulation format	-	-	-	PAM4	-	-
Lane wavelengths (range)	λ_c	-	1304.5	1311	1317.5	nm
Damage threshold(d), each lane	-	-	5	-	-	dBm
Average receive power, each lane(e)	-	-	-5.9	-	4	dBm
Receive power (OMAouter), each lane	-	-	-	-	4.2	dBm
Receiver reflectance	-	-	-	-	-26	dB
Receiver sensitivity (OMAouter), each lane(f)	-	-	-	-	-3.9	dBm
Stressed receiver sensitivity (OMAouter), each lane(g)	-	-	-	-	-1.9	dBm
Conditions of stressed receiver sensitivity test:(h)	-	-	-	-	-	-
Stressed eye closure for PAM4 (SECQ), lane under test	-	-	-	3.4	-	dB
OMAouter of each aggressor lane	-	-	-	4.2	-	dBm

- a) Average launch power, each lane (min) is informative and not the principal indicator of signal strength. A transmitter with launch power below this value cannot be compliant; however, a value above this does not ensure compliance.
- b) Even if the TDECQ < 1 dB, the OMAouter (min) must exceed these values
- c) Transmitter reflectance is defined looking into the transmitter.
- d) The receiver shall be able to tolerate, without damage, continuous exposure to an optical input signal having this average power level. The receiver does not have to operate correctly at this input power.
- e) Average receive power, each lane (min) is informative and not the principal indicator of signal strength. A received power below this value cannot be compliant; however, a value above this does not ensure compliance.
- f) Receiver sensitivity (OMAouter), each lane (max) is informative
- g) Measured with conformance test signal at TP3 (see 124.8.9) for the BER specified in IEEE Std 802.3-2018 clause 124.1.1.
- h) These test conditions are for measuring stressed receiver sensitivity. They are not characteristics of the receiver.

Pin Description

Top Side (viewed from top)

60	GND	[Green bar]
59	TX1p	[Pink bar]
58	TX1n	[Pink bar]
57	GND	[Green bar]
56	TX3p	[Pink bar]
55	TX3n	[Pink bar]
54	GND	[Green bar]
53	TX5p	[Pink bar]
52	TX5n	[Pink bar]
51	GND	[Green bar]
50	TX7p	[Pink bar]
49	TX7n	[Pink bar]
48	GND	[Green bar]
47	SDA	[Purple bar]
46	VCC	[Orange bar]
45	VCC	[Orange bar]
44	INT/RSTn	[Purple bar]
43	GND	[Green bar]
42	RX8n	[Blue bar]
41	RX8p	[Blue bar]
40	GND	[Green bar]
39	RX6n	[Blue bar]
38	RX6p	[Blue bar]
37	GND	[Green bar]
36	RX4n	[Blue bar]
35	RX4p	[Blue bar]
34	GND	[Green bar]
33	RX2n	[Blue bar]
32	RX2p	[Blue bar]
31	GND	[Green bar]

Bottom Side (viewed from bottom)

[Green bar]	GND	1
[Pink bar]	TX2p	2
[Pink bar]	TX2n	3
[Green bar]	GND	4
[Pink bar]	TX4p	5
[Pink bar]	TX4n	6
[Green bar]	GND	7
[Pink bar]	TX6p	8
[Pink bar]	TX6n	9
[Green bar]	GND	10
[Pink bar]	TX8p	11
[Pink bar]	TX8n	12
[Green bar]	GND	13
[Purple bar]	SCL	14
[Orange bar]	VCC	15
[Orange bar]	VCC	16
[Purple bar]	LPWn/PRSn	17
[Green bar]	GND	18
[Blue bar]	RX7n	19
[Blue bar]	RX7p	20
[Green bar]	GND	21
[Blue bar]	RX5n	22
[Blue bar]	RX5p	23
[Green bar]	GND	24
[Blue bar]	RX3n	25
[Blue bar]	RX3p	26
[Green bar]	GND	27
[Blue bar]	RX1n	28
[Blue bar]	RX1p	29
[Green bar]	GND	30

----- Module Card Edge -----






Pad Function Description

Pin#	Symbol	Description	Logic	Direction	Plug Sequence	Notes
1	GND	Ground			1	
2	TX2p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
3	TX2n	Transmitter Data Inverted	CML-I	Input from Host	3	
4	GND	Ground			1	
5	TX4p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
6	TX4n	Transmitter Data Inverted	CML-I	Input from Host	3	
7	GND	Ground			1	
8	TX6p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
9	TX6n	Transmitter Data Inverted	CML-I	Input from Host	3	
10	GND	Ground			1	
11	TX8p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
12	TX8n	Transmitter Data Inverted	CML-I	Input from Host	3	
13	GND	Ground			1	
14	SCL	2-wire Serial interface clock	LVC MOS-I/O	Bi-directional	3	Open-Drain with pull up resistor on Host
15	VCC	+3.3V Power	Power from Host		2	
16	VCC	+3.3V Power	Power from Host		2	
17	LPWn/PRSn	Low-Power Mode / Module Present	Multi-Level	Bi-directional	3	See pin description for required circuit
18	GND	Ground			1	
19	RX7n	Receiver Data Inverted	CML-O	Output to Host	3	
20	RX7p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
21	GND	Ground			1	
22	RX5n	Receiver Data Inverted	CML-O	Output to Host	3	
23	RX5p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
24	GND	Ground			1	
25	RX3n	Receiver Data Inverted	CML-O	Output to Host	3	
26	RX3p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
27	GND	Ground			1	
28	RX1n	Receiver Data Inverted	CML-O	Output to Host	3	
29	RX1p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
30	GND	Ground			1	
31	GND	Ground			1	
32	RX2p	Receiver Data Non-Inverted	CML-O	Output to Host	3	

Pin#	Symbol	Description	Logic	Direction	Plug Sequence	Notes
33	RX2n	Receiver Data Inverted	CML-O	Output to Host	3	
34	GND	Ground			1	
35	RX4p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
36	RX4n	Receiver Data Inverted	CML-O	Output to Host	3	
37	GND	Ground			1	
38	RX6p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
39	RX6n	Receiver Data Inverted	CML-O	Output to Host	3	
40	GND	Ground			1	
41	RX8p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
42	RX8n	Receiver Data Inverted	CML-O	Output to Host	3	
43	GND	Ground			1	
44	INT/RSTn	Module Interrupt / Module Reset	Multi-Level	Bi-directional	3	See pin description
45	VCC	+3.3V Power	Power from Host		2	for required circuit
46	VCC	+3.3V Power	Power from Host		2	
47	SDA	2-wire Serial interface data	LVC MOS-I/O	Bi-directional	3	
48	GND	Ground			1	Open-Drain with pull
49	TX7n	Transmitter Data Inverted	CML-I	Input from Host	3	up resistor on Host
50	TX7p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
51	GND	Ground			1	
52	TX5n	Transmitter Data Inverted	CML-I	Input from Host	3	
53	TX5p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
54	GND	Ground			1	
55	TX3n	Transmitter Data Inverted	CML-I	Input from Host	3	
56	TX3p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
57	GND	Ground			1	
58	TX1n	Transmitter Data Inverted	CML-I	Input from Host	3	
59	TX1p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
60	GND	Ground			1	

Mechanical Design Diagram (mm)



TX 1-4 AND RX 1-4

TX 5-8 AND RX 5-8

Detail A

Regulatory Compliance

Item	Standard
Electromagnetic Interference (EMI)	FCC Part 15 Class B CE EN55032+EN55035 VCCI CISPR32
ESD (Module case)	Contact Discharge EN61000-4-2 criterion B
ESD (Module case)	Air Discharge EN61000-4-2 criterion B
ESD (Electrical connector)	ANSI/ESDA/JEDEC JS-001
RoHS	2011/65/EU (EU) 2015/863

Transmitter

Feature	Standard	Agency
Laser Eye Safety	CDRH 21 CFR 1040.10 and 1040.11 except for conformance with IEC 60825-1 Ed. 3., as described in Laser Notice No.	FDA/CDRH
Laser Eye Safety	56 IEC 60825-1, EN 60825-1, EN 60825-2	TUV/UL
Electrical Safety	2 IEC 62368-1, UL 62368-1, CSA C22.2 NO. 62368-1, EN 62368-1	UL/CSA/TUV



Manufacturing Locations

USA
13139 Jess Pirtle Blvd,
Sugar Land, TX 77478

Taiwan
No.18, Gong 4th Rd.,
Linkou Dist., New Taipei City

China
No.88, Qiushi Rd., Wangchun
Industrial Park, Ningbo

© 2025 by Applied Optoelectronics Inc., Quantum Bandwidth. All rights reserved.
This material may not be published, broadcast, rewritten, or redistributed. Information in this document is subject to change without notice.